

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of: )  
)  
Ayako NAKANO et al. )  
) Group Art Unit: Not yet assigned  
Serial No.: Not Yet Assigned )  
) Examiner: Not yet assigned  
Filed: August 18, 2003 )  
)  
For: METHOD OF AND )  
COMPUTER PROGRAM )  
PRODUCT FOR DESIGNING )  
PATTERNS, AND METHOD OF )  
MANUFACTURING )  
SEMICONDUCTOR DEVICE )

**Commissioner for Patents**  
**P.O. Box 1450**  
**Alexandria, VA 22313-1450**

Sir:

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)**

Pursuant to 37 C.F.R. §§1.56 and 1.97(b), applicants bring to the Examiner's attention the document listed on attached Form PTO-1449. A copy of the listed document is attached. Applicants respectfully request that the Examiner consider the document listed on attached Form PTO-1449 and indicate it was considered by making an appropriate notation on this form.

This Information Disclosure Statement is being filed with the above-referenced application.

The following is listed on the accompanying PTO-1449 and is in a non-English language. An English-language abstract is attached.

FINNEGAN  
HENDERSON  
FARABOW  
GARRETT &  
DUNNER LLP

1300 I Street, NW  
Washington, DC 20005  
202.408.4000  
Fax 202.408.4400  
www.finnegan.com

1. Japanese Patent (Laid-Open) Application No. 2001-133956 - discloses a method to easily form a correction pattern effective for preventing the deformation of a gate size occurring in the level difference portion consisting of a boundary between the diffusion region and element separation region of a transistor.


This submission does not represent that a search has been made or that no better art exists and does not constitute an admission that the listed document is material or constitutes "prior art." If the Examiner applies the document as prior art against any claim in the application and applicants determine that the cited document does not constitute "prior art" under United States law, applicants reserve the right to present to the office the relevant facts and law regarding the appropriate status of such document. Applicants further reserve the right to take appropriate action to establish the patentability of the disclosed invention over the listed document, should the document be applied against the claims of the present application.

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,  
GARRETT & DUNNER, L.L.P.

By:

  
Richard V. Burgujian  
Reg. No. 31,744

Dated: August 18, 2003

Enclosures  
RVB/FPD/cgb

FINNEGAN  
HENDERSON  
FARABOW  
GARRETT &  
DUNNER LLP

1300 I Street, NW  
Washington, DC 20005  
202.408.4000  
Fax 202.408.4400  
www.finnegan.com

## INFORMATION DISCLOSURE CITATION

Atty. Docket No.	03180.0332	Serial No.	TBA
Applicants	Ayako NAKANO		
Filing Date	August 18, 2003	Group:	

U.S. PATENT DOCUMENTS							
Examiner Initial*		Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS							
		Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No
		2001-133956	05/18/2001	Japan			Abstract

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	

Examiner	Date Considered
*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	
Form PTO 1449	Patent and Trademark Office - U.S. Department of Commerce